CLAIMS

What is claimed is:

5

10

15

¹20

25

30

1. A method for processing an instruction within a processor, the method comprising:

executing an instruction within the processor; and in response to completion of the executed instruction, automatically writing by the processor a copy of the executed instruction or an opcode of the executed instruction to a register within the processor.

- 2. The method of claim 1 wherein the register is a dedicated-purpose register that is used to hold executed instructions.
- 3. The method of claim 1 further comprising: determining whether or not an enable flag was previously set prior to writing the executed instruction or its opcode to a register within the processor.
- 4. The method of claim 1 further comprising:

 determining whether or not an interrupt-enable flag
 is set prior to writing the executed instruction or its
 opcode to a register within the processor.
- 5. The method of claim 1 wherein the register is one of a plurality of registers that are used to hold executed instructions or their opcodes.

10

- 6. The method of claim 1 further comprising:
 determining whether or not a taken-branch flag is
 set prior to writing the executed instruction or its
 opcode to a register within the processor.
- 7. The method of claim 1 further comprising:
 reading the register by tracing software to obtain a
 copy of the executed instruction or its opcode; and
 writing the copy of the executed instruction or its
 opcode to persistent storage.

5

10

8. A method for processing an instruction within a processor, the method comprising:

executing an instruction within the processor; and in response to completion of the executed instruction, automatically writing by the processor a copy of the executed instruction or an opcode of the executed instruction to a memory buffer.

- 9. The method of claim 8 further comprising: reading a register within the processor to obtain a pointer to the memory buffer.
- 10. The method of claim 8 further comprising: writing a memory address for the memory buffer to a register within the processor.
- 11. The method of claim 8 further comprising:

 determining whether or not a taken-branch flag is
 set prior to writing the executed instruction or its
 opcode to the buffer in memory.
- 12. The method of claim 8 further comprising:
 reading the memory buffer by tracing software to
 obtain copies of executed instructions or their opcodes;
 and

writing the copies of executed instructions or their opcodes to persistent storage.

5

- 13. A processor that performs operations specified by instructions fetched from a memory, the processor comprising:
- means for fetching instructions from memory;
 means for executing an instruction within the
 processor; and

means for automatically writing by the processor a copy of the executed instruction or an opcode of the executed instruction to a register within the processor in response to completion of the executed instruction.

- 14. The processor of claim 13 wherein the register is a dedicated-purpose register that is used to hold executed instructions.
- 15. The processor of claim 13 further comprising:
 means for determining whether or not an enable flag
 was previously set prior to writing the executed
 instruction or its opcode to a register within the
 processor.
- 16. The processor of claim 13 further comprising:

 means for determining whether or not an
 interrupt-enable flag is set prior to writing the
 executed instruction or its opcode to a register within
 the processor.
- 17. The processor of claim 13 wherein the register is one of a plurality of registers that are used to hold executed instructions or their opcodes.

10

- 18. The processor of claim 13 further comprising:

 means for determining whether or not a taken-branch
 flag is set prior to writing the executed instruction or
 its opcode to a register within the processor.
 - 19. The processor of claim 13 further comprising:

 means for reading the register by tracing software
 to obtain a copy of the executed instruction or its
 opcode; and

means for writing the copy of the executed instruction or its opcode to persistent storage.

20. A processor that performs operations specified by instructions fetched from a memory, the processor comprising:

means for fetching instructions from memory;
means for executing an instruction within the
processor; and

means for automatically writing by the processor a copy of the executed instruction or an opcode of the executed instruction to a memory buffer in response to completion of the executed instruction.

- 21. The processor of claim 20 further comprising: means for reading a register within the processor to obtain a pointer to the memory buffer.
- 22. The processor of claim 20 further comprising:

 means for writing a memory address for the memory
 buffer to a register within the processor.
- 20 23. The processor of claim 20 further comprising:

 means for determining whether or not a taken-branch
 flag is set prior to writing the executed instruction or
 its opcode to the buffer in memory.
- 24. The processor of claim 20 further comprising:

 means for reading the memory buffer by tracing
 software to obtain copies of executed instructions or
 their opcodes; and

means for writing the copies of executed 30 instructions or their opcodes to persistent storage.

25. A computer program product in a computer-readable medium for use in a processor, the computer program product comprising:

means for executing an instruction within the processor; and

means for automatically writing by the processor a copy of the executed instruction or an opcode of the executed instruction to a register within the processor in response to completion of the executed instruction.

10

5

- 26. The computer program product of claim 25 wherein the register is a dedicated-purpose register that is used to hold executed instructions.
- 27. The computer program product of claim 25 further comprising:

means for determining whether or not an enable flag was previously set prior to writing the executed instruction or its opcode to a register within the processor.

28. The computer program product of claim 25 further comprising:

means for determining whether or not an
interrupt-enable flag is set prior to writing the
executed instruction or its opcode to a register within
the processor.

29. The computer program product of claim 25 wherein the register is one of a plurality of registers that are used to hold executed instructions or their opcodes.

30. The computer program product of claim 25 further comprising:

means for determining whether or not a taken-branch flag is set prior to writing the executed instruction or its opcode to a register within the processor.

31. The computer program product of claim 25 further comprising:

means for reading the register by tracing software to obtain a copy of the executed instruction or its opcode; and

means for writing the copy of the executed instruction or its opcode to persistent storage.

5

32. A computer program product in a computer-readable medium for use in a processor, the computer program product comprising:

means for executing an instruction within the processor; and

means for automatically writing by the processor a copy of the executed instruction or an opcode of the executed instruction to a memory buffer in response to completion of the executed instruction.

33. The computer program product of claim 32 further comprising:

means for reading a register within the processor to obtain a pointer to the memory buffer.

34. The computer program product of claim 32 further comprising:

means for writing a memory address for the memory buffer to a register within the processor.

35. The computer program product of claim 32 further comprising:

means for determining whether or not a taken-branch flag is set prior to writing the executed instruction or its opcode to the buffer in memory.

36. The computer program product of claim 32 further comprising:

means for reading the memory buffer by tracing software to obtain copies of executed instructions or their opcodes; and

means for writing the copies of executed instructions or their opcodes to persistent storage.